caLogo

ScanWorks toolkit for embedded instruments validates connectivity of DDR3 memory chips with certain Intel processors. Verifies performance of the bus that connects DDR3 memory devices to Intel’s processors based on the micro-architecture codenamed Sandy Bridge. Employs Intel IBIST embedded instrumentation to drive data patterns onto the bus that connects the processor to DDR3 devices. These patterns form the basis for tests that verify the read/write capabilities of the memory bus. Operational parameters on the bus such as voltage and signal timing can be modulated.

Asset InterTech, www.asset-intertech.com

Submit to FacebookSubmit to Google PlusSubmit to TwitterSubmit to LinkedInPrint Article
Don't have an account yet? Register Now!

Sign in to your account