SMTA Requests Papers for Wafer-Level Packaging Conference
Published: 16 January 2007
by Staff
This event will be held Sept. 18-19 in San Jose, and will focus on leading-edge IC packaging and test technologies with special emphasis on 3-D stacked packaging.
The event includes one day of workshops, a two-day technical program and two days of exhibits.
Submit 200-word abstracts to Melissa Serres at melissa@smta.org by March 23.
Press Releases
- Cofactr Democratizes their Complete Procure-to-Ship Automation Service at a Pivotal Moment for US, Unlocking Support for Agile Hardware Manufacturers in America—with No Upfront Costs
- Semi-Kinetics Adds 2nd Pemtron X-Ray Inspection and Component Counting Capabilities as Part of California Expansion
- The Training Connection Continues to Grow with Addition of Veteran IPC Trainer Bill Graver
- Where Innovation Meets Insight: Luminovo Hosts Premier Munich Electronics Night 2025 Ahead of productronica